Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Design - Test Conference, 1998. Proceedings. International
نویسندگان
چکیده
A novel test vector compressioddecompression technique is proposed for reducing the amount of test data that must be stored on a tester and transferred to each core when testing a core-based design. A small amount of on-chip circuitry is used to reduce both the test storage and test time required for testing a core-based design. The fully specified test vectors provided by the core vendor are stored in compressed form in the tester memory and transferred to the chip where they are decompressed and applied to the core (the compression is lossless). Instead of having to transfer each entire test vector from the tester to the core, a smaller amount of compressed data is transferred instead. This reduces the amount of test data that must be stored on the tester and hence reduces the total amount of test time required for transferring the data with a given test data bandwidth.
منابع مشابه
Test vector decompression via cyclical scan chains and its application to testing core-based designs
A novel test vector compression/decompression technique is proposed for reducing the amount of test data that must be stored on a tester and transferred to each core when testing a core-based design. A small amount of on-chip circuitry is used to reduce both the test storage and test time required for testing a core-based design. The fully specified test vectors provided by the core vendor are ...
متن کاملTest data compression and decompression based on internal scan chains and golomb coding - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
We present a data compression method and decompression architecture for testing embedded cores in a system-on-a-chip (SOC). The proposed approach makes effective use of Golomb coding and the internal scan chain(s) of the core under test and provides significantly better results than a recent compression method that uses Golomb coding and a separate cyclical scan register (CSR). The major advant...
متن کاملIntegrated Test Data Decompression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing
This paper discusses an integrated solution for reducing the volume of test data for deterministic system-on-achip testing. The proposed solution is based on a new test data decompression architecture which exploits the features of a core wrapper design algorithm targeting the elimination of useless test data. The compressed test data can be transferred from the automatic test equipment to the ...
متن کاملVirtual Scan Chains: A Means for Reducing Scan Length in Cores
A novel design-for-test (DFT) technique is presented for designing a core with a “virtual scan chain” which looks (to the system integrator) like it is shorter than the real scan chain inside the core. The I/O pins of a core with a virtual scan chain are identical to the I/O pins of a core with a normal scan chain. For the system integrator, testing a core with a virtual scan chain is identical...
متن کاملProceedings of the Eighth International Conference on VLSI
|Full scan and partial scan are eeective design-for-testability techniques for achieving high fault coverage. However, test application time can be high if long scan chains are used. Reductions in test application time can be made if ip-op values are not scanned in and out before and after every test vector is applied. Previous research has used determin-istic fault-oriented combinational and s...
متن کامل